

Table of Contents

Preface

1 Introduction

1.1 Requirements Terminology	1-1
1.2 Requirement Object Labeling Conventions	1-2
1.2.1 Numbering of Requirement Objects	1-2
1.2.2 Requirement Object Identification	1-2
1.3 Revision History	1-3
1.3.1 Changes from Issue 3 to Issue 4	1-3
1.3.2 Changes from Issue 2 to Issue 3	1-3
1.3.3 Changes from Issue 1 to Issue 2 (Reason for Reissue)	1-6
1.3.4 Requirement Object Absolute Number Assignment	1-6

2 Background

2.1 Timing Signal Generator Functional Model	2-1
2.2 Synchronization	2-2
2.2.1 Composite Clock and Synchronization for DS0 Interconnections	2-2
2.2.2 Phase Synchronization Using DS1 Signals	2-3
2.2.3 Frequency Synchronization	2-4
2.2.4 Synchronization Impairment Accommodation	2-5
2.3 Stratum Levels and the Synchronization Hierarchy	2-6
2.4 The BITS Concept and Types of TSGs	2-7
2.5 Integrated PRS/TSG	2-9
2.6 Synchronization Status Messaging	2-10
2.6.1 Reference Switching Based on Synchronization Status Messages	2-11
2.6.2 Reference Disqualification Based on Synchronization Status Messages	2-11
2.7 Performance Monitoring	2-12
2.8 Operations Communications Interfaces	2-15
2.8.1 Introduction	2-15
2.8.2 Management Data Models and Data Exchanges	2-17
2.8.2.1 CMISE	2-17
2.8.2.2 TL1	2-17

3 General Functional Criteria

3.1 Stratum Levels and Types of TSGs	3-1
3.2 Timing Mode	3-2
3.2.1 External Timing Input Signals	3-2
3.2.2 Physical Interface	3-4
3.3 Duplication of Equipment	3-4
3.4 Timing Reference Failures, Switching and Entry into Holdover	3-5
3.5 Pull-In/Hold-In Ranges and Related Times	3-7
3.6 Switching Between Clock Modes	3-7
3.7 Reference Validation Times	3-7
3.8 Synchronization Status Messages	3-8
3.8.1 Message Support	3-8
3.8.2 Use/Non-Use of Synchronization Status Messages	3-10

3.8.3 Provisioning the Quality of a DS1 Input Signal	3-11
3.8.4 Message Validation	3-11
3.8.5 Message Generation	3-12
3.8.6 Generation 1/Generation 2 Interoperability	3-13
4 Input Tolerance Criteria	
5 Output Signal Criteria	
5.1 Output Signal Types	5-1
5.1.1 DS1	5-1
5.1.2 Composite Clock	5-2
5.2 Output Performance	5-4
6 Subtending TSG Criteria	
6.1 CC Reference Failures	6-1
6.2 Phase Alignment	6-1
6.2.1 Steady-State Conditions	6-1
6.2.2 CC Phase Transients and Phase Hits	6-2
6.2.3 CC Reference Switching	6-3
6.2.4 CC Holdover	6-3
7 Quality Assurance and Reliability	
7.1 Reliability Definitions	7-1
7.2 Reliability Requirements	7-1
8 Operations	
8.1 Alarms and Non-Alarmed Conditions	8-1
8.1.1 Minor Alarms	8-1
8.1.2 Major Alarms	8-2
8.1.3 Non-Alarmed Conditions and Reports	8-3
8.2 Performance Monitoring	8-4
8.3 Controls	8-4
8.4 Operations Communications Interfaces	8-5
8.4.1 CO Alarm Subsystem Interface	8-5
8.4.2 Local Craftsperson Interface	8-6
8.4.2.1 Craftsperson/WS Interface	8-6
8.4.2.2 WS/NE Interface	8-6
8.4.3 OS/NE Interface	8-7
9 Other Generic Criteria	
9.1 Physical and Environmental Criteria	9-1
9.2 Documentation and Training	9-1
9.3 Internal Diagnostics	9-1
9.4 Physical Design and Human Factors	9-1
9.5 Power Systems Interface	9-2
10 Packet Network Synchronization	
10.1 Synchronization Network Architectures	10-1

10.1.1	The BITS Concept and ToD	10-1
10.1.2	ToD Distribution to Remote Locations	10-3
10.2	TSG Packet Timing Functionality	10-4
10.2.1	ToD Input Formats	10-5
10.2.1.1	Integrated Radionavigation Signal Receiver	10-6
10.2.1.2	IRIG Serial Time Codes	10-6
10.2.1.3	PTP (Input)	10-8
10.2.1.3.1	PTP Network Architecture and Options	10-8
10.2.1.3.2	Telecommunications Applications and Profiles	10-9
10.2.1.3.3	Criteria for PTP Inputs	10-10
10.2.1.4	DOCSIS Timing Interface (Input)	10-10
10.2.1.5	ASCII-Based ToD Inputs	10-12
10.2.1.5.1	NTP Type 4	10-12
10.2.1.5.2	Cisco Serial ToD Format	10-13
10.2.1.6	PTTI Interface	10-14
10.2.2	ToD Outputs	10-15
10.2.2.1	PTP (Output)	10-15
10.2.2.2	NTP	10-16
10.2.2.3	DOCSIS Timing Interface (Output)	10-17
10.2.3	Physical Interfaces and Additional Protocols For PTP and NTP ToD Distribution	10-17
10.2.4	TSG Packet Timing Performance	10-18
10.2.4.1	Performance Criteria and Issues	10-18
10.2.4.2	Delay Compensation	10-20
10.2.4.3	ToD Testing and Data Processing Issues	10-20
10.2.5	Redundancy	10-21
10.3	Client Equipment Packet Timing Functionality	10-23
10.4	Packet Timing Equipment Interoperability	10-23

References**Acronyms****Deleted Requirement-Object List****Requirement-Object Index**

List of Figures

Figure 2-1	TSG Functional Model (Excluding ToD Distribution)	2-1
Figure 2-2	DS0 and Composite Clock Timing	2-3
Figure 2-3	DS1 Slip Buffer	2-5
Figure 2-4	BITS Architecture	2-7
Figure 2-5	BITS Architecture with Enhanced Reliability	2-9
Figure 2-6	PRS in Combination with a TSG	2-9
Figure 2-7	TSG Operations Communications Example	2-15
Figure 2-8	A TMN Physical Architecture Example	2-16
Figure 3-1	CC Signal with Pre-emphasis	3-3
Figure 5-1	CC Signal Pulse Shape Mask	5-4
Figure 8-1	Craftsperson/NE Communications Interfaces	8-6
Figure 8-2	CMISE/OSI Protocol Stacks for Interactive Class Communications .	8-8
Figure 8-3	Non-OSI Protocol Stacks for Interactive Class Communications . .	8-9

List of Tables

Table 2-1	Synchronization Status Messages – Reference Selection Example	2–11
Table 2-2	Reference Rejection Based on Synchronization Status Messages	2–12
Table 3-1	Synchronization Status Message Definitions	3–9
Table 5-1	CC Interface Specification	5–3
Table 7-1	Reliability Requirements for TSGs	7–1