

Contents

1 Introduction

1.1	Scope and Purpose	1-1
1.2	Reliability Assurance - Overview and Philosophy	1-2
1.2.1	Overview of Reliability Assurance	1-2
1.2.2	Reliability Assurance Generic Requirements Philosophy	1-3
1.3	Document History	1-4
1.3.1	Changes Between Issues 1 and 2 of GR-468-CORE	1-4
1.3.2	Changes Between TR-NWT-000468/TA-NWT-000983 and GR-468-CORE, Issue 1	1-5
1.4	Related Telcordia Documents	1-6
1.5	Terminology	1-7
1.5.1	Device Terminology	1-7
1.5.2	Suppliers, Manufacturers, and Customers	1-11
1.5.3	Operating Environments	1-11
1.5.3.1	CO Environment	1-12
1.5.3.2	UNC Environment	1-12
1.5.4	Quality Levels	1-13
1.5.5	Failure Rates	1-15
1.5.6	Requirements Terminology	1-15
1.6	Requirement Labeling Conventions	1-16
1.6.1	Numbering of Objects	1-16
1.6.2	Identification of Object Content	1-16
1.6.3	Requirement Object Absolute Number Assignment	1-17

2 Reliability Assurance Processes

2.1	Supplier Approval and Device Qualification	2-1
2.1.1	Specification and Control	2-2
2.1.2	Supplier Approval	2-2
2.1.3	Common Process-Related Criteria for Device Qualification	2-3
2.1.3.1	Qualification Test Documentation	2-3
2.1.3.2	Qualification of Devices by Similarity	2-5
2.1.3.3	Levels of Assembly for Qualification	2-5
2.1.3.4	Provisional Use of Devices	2-6
2.1.3.5	Use of Supplier-Provided Data	2-8
2.1.3.6	Treatment of Internally Manufactured Devices	2-8
2.1.3.7	Sampling for Qualification Tests	2-9
2.1.3.7.1	LTPD Sampling Plan	2-9
2.1.3.7.2	Use of Nonconforming Devices for Qualification	2-10
2.1.3.7.3	Treatment of Low Volume Parts	2-11
2.1.3.7.4	Characterization Test Data for Additional Samples	2-11
2.1.3.7.5	Additional Considerations for Stress Tests	2-11
2.1.3.8	Device Codes that Fail Qualification	2-12
2.1.4	Requalification	2-13

2.2	Lot-to-Lot Controls	2-15
2.2.1	Definition of a Lot	2-15
2.2.2	Purchase Specifications	2-16
2.2.3	Sampling for Lot-to-Lot Controls	2-16
2.2.3.1	AQL-Based Sampling	2-17
2.2.3.2	Treatment of Low Volume Parts	2-17
2.2.4	Source Inspection/Incoming Inspection	2-18
2.2.4.1	Use of Supplier-Provided Data	2-18
2.2.4.2	Treatment of Internally Manufactured Devices	2-19
2.2.4.3	Controls for Devices Used in Purchased Modules	2-19
2.2.5	Lot-to-Lot Control Documentation	2-19
2.2.6	Lot-to-Lot Control Test Areas	2-20
2.2.6.1	Visual Inspection	2-20
2.2.6.2	Electrical and Optical Testing	2-21
2.2.6.3	Screening	2-21
2.2.7	Data Recording and Retention	2-22
2.2.8	Summary of Supplier History Data	2-23
2.2.9	Treatment of Defective Devices and Lots	2-23
2.2.10	Ship-to-Stock Programs	2-23
2.3	Feedback and Corrective Action	2-25
2.3.1	Lot-to-Lot Control Data	2-26
2.3.2	Circuit Pack Test and Burn-In	2-26
2.3.3	System-Level Test and Burn-In	2-27
2.3.4	Repair of Field Returns	2-27
2.3.5	Unconfirmed Circuit Pack Failures	2-27
2.3.6	Data Collection and Analysis	2-28
2.3.7	Device Failure Analysis	2-28
2.4	Device Storage and Handling	2-29
2.4.1	Nonconforming Material	2-29
2.4.2	Material Review System	2-29
2.4.3	Stockroom Inventory Practices	2-29
2.4.3.1	FIFO Inventory Policy	2-29
2.4.3.2	Reworked Parts	2-30
2.4.4	ESD Precautions	2-30
2.5	Documentation and Test Data	2-31
2.5.1	Availability of Documentation	2-32
2.5.2	Availability of Other Information	2-32
2.6	Availability of Devices	2-33
2.7	Environmental, Health, Safety, and Physical Design Considerations	2-33
2.7.1	Environmental Considerations	2-33
2.7.2	Health Considerations	2-33
2.7.3	Safety Considerations - Flammability	2-34
2.7.4	Physical Design Considerations	2-34
2.7.4.1	Hermeticity	2-34
2.7.4.2	Solder Flux	2-35
2.7.4.3	Allowable Terminal and Lead Finishes	2-35

3 Test Procedures

3.1	General Test Procedure Criteria	3-1
3.1.1	Standardized Test Procedures	3-1
3.1.2	Test Equipment	3-2
3.1.3	Establishment of Pass/Fail Criteria	3-2
3.1.4	Alternative Test Conditions	3-2
3.1.4.1	Calculation of Equivalent Test Conditions	3-3
3.1.4.2	Activation Energies	3-4
3.1.4.3	Additional Considerations Related to Multiple Failure Mechanisms	3-5
3.2	Characterization Test Procedures	3-6
3.2.1	Spectral Characteristics	3-6
3.2.1.1	Spectral Characteristics for MLM Lasers	3-7
3.2.1.2	Spectral Characteristics for SLM Lasers	3-9
3.2.1.2.1	Considerations for Continuous Wave Lasers	3-10
3.2.1.2.2	Considerations for WDM Lasers	3-11
3.2.1.2.3	Considerations for Tunable Lasers	3-12
3.2.1.2.4	Considerations for High Bit-Rate Applications	3-12
3.2.1.3	Spectral Characteristics for LEDs	3-13
3.2.2	Output Power/Drive Current Characteristics	3-14
3.2.2.1	General Output Power and L-I Curve Measurement Considerations	3-14
3.2.2.2	Laser Threshold Current	3-16
3.2.2.3	Laser Threshold Current Temperature Sensitivity	3-16
3.2.2.4	Output Power Levels at Particular Current Levels	3-17
3.2.2.4.1	Laser Output Power at the Threshold Current	3-17
3.2.2.4.2	LED Output Power	3-17
3.2.2.5	Linearity of the Laser L-I Curve	3-17
3.2.2.5.1	Overall Linearity	3-18
3.2.2.5.2	Kinks	3-18
3.2.2.5.3	Saturation	3-19
3.2.2.6	Laser Slope Efficiency	3-19
3.2.2.7	Relative Intensity Noise	3-20
3.2.2.8	EELED Superluminescence	3-20
3.2.2.9	EELED Lasing Threshold	3-20
3.2.3	Laser Voltage-Current Curve	3-20
3.2.4	Modulated Output Characteristics	3-21
3.2.4.1	Modulated Signal Shape	3-21
3.2.4.1.1	Eye Pattern	3-21
3.2.4.1.2	Rise and Fall Times	3-23
3.2.4.2	Extinction Ratio and Modulation Depth	3-24
3.2.4.3	Turn-On Delay	3-25
3.2.4.4	Cutoff Frequency	3-25
3.2.5	Tunable Laser Characteristics	3-26
3.2.6	Optical Output Fields and Component Alignment	3-26
3.2.6.1	Far-Field Pattern	3-26

3.2.6.2	Coupling Efficiency	3-27
3.2.6.3	Front-To-Rear Tracking Ratio Deviation	3-27
3.2.6.4	Front-To-Rear Tracking Error	3-28
3.2.6.5	Polarization Extinction Ratio	3-28
3.2.7	Modulator Optical and Electrical Characteristics	3-29
3.2.7.1	EA Modulator Characterization	3-29
3.2.7.2	External Modulator Characterization	3-30
3.2.8	Photodetector Characteristics	3-31
3.2.8.1	Efficiency	3-31
3.2.8.2	Spatial Homogeneity	3-32
3.2.8.3	Linearity	3-33
3.2.8.4	Monitor Photodetector Photocurrent	3-34
3.2.8.5	Dark Current	3-34
3.2.8.6	Capacitance	3-35
3.2.8.7	Cutoff Frequency	3-35
3.2.8.8	Breakdown Voltage	3-35
3.2.8.9	Excess Noise Factor	3-35
3.2.9	Receiver Characteristics	3-36
3.2.9.1	Received Optical Power Levels	3-36
3.2.9.2	Tolerance to Incoming Signal Degradations	3-37
3.2.10	Physical Characteristics of Devices	3-37
3.2.10.1	Internal Moisture and Hermeticity	3-37
3.2.10.1.1	Internal Moisture	3-38
3.2.10.1.2	Hermeticity	3-38
3.2.10.2	ESD Tests	3-39
3.2.10.2.1	ESD Threshold Testing of Modules	3-39
3.2.10.2.2	ESD Susceptibility Testing of Integrated Modules	3-40
3.2.10.3	Flammability	3-40
3.2.10.4	Die Shear Strength	3-41
3.2.10.5	Solderability	3-41
3.2.10.6	Wire Bond Strength	3-41
3.3	Stress Test Procedures	3-42
3.3.1	Mechanical Integrity Tests	3-42
3.3.1.1	Mechanical Shock and Vibration Tests	3-42
3.3.1.1.1	Mechanical Shock	3-42
3.3.1.1.2	Vibration	3-43
3.3.1.2	Thermal Shock	3-43
3.3.1.3	Fiber Integrity Tests	3-44
3.3.1.3.1	Twist Test	3-45
3.3.1.3.2	Side Pull Test	3-45
3.3.1.3.3	Cable Retention Test	3-45
3.3.1.4	Connectorized and Receptacle Device Durability Tests	3-46
3.3.1.4.1	Mating Durability Test	3-46
3.3.1.4.2	Wiggle Test	3-46
3.3.1.4.3	Pull Test	3-47
3.3.2	Non-Powered Environmental Stress Tests	3-47
3.3.2.1	Storage Tests	3-47

3.3.2.2	Temperature Cycling	3-48
3.3.2.3	Damp Heat Tests	3-48
3.3.3	Powered Environmental Stress Tests	3-49
3.3.3.1	High-Temperature Operations	3-49
3.3.3.1.1	Test Time and Temperature Considerations	3-50
3.3.3.1.2	Other Test Condition Considerations	3-51
3.3.3.1.3	Applicability of the High-Temperature Operations Test	3-52
3.3.3.2	Cyclic Moisture Resistance	3-53
3.3.3.3	Damp Heat (Powered Tests for Non-Hermetic Devices)	3-54
3.4	Accelerated Aging	3-54
3.4.1	High-Temperature Accelerated Aging	3-55
3.4.1.1	Testing at Constant Temperature	3-55
3.4.1.2	Alternative (Variable Temperature) Tests	3-56
3.4.1.3	Additional Considerations for Lasers	3-56
3.4.1.4	Additional Considerations for Photodiodes	3-57
3.4.1.5	Additional Considerations for External Modulators	3-57
3.4.2	Temperature Cycling	3-57
3.4.3	Damp Heat for Non-Hermetic Modules	3-57
3.4.4	Failure Rates and Reliability Calculations	3-58
3.4.4.1	Failure Rates	3-58
3.4.4.2	Analysis of Gradual Degradations	3-58
3.4.4.3	Reliability Calculations	3-60
3.4.4.4	Reporting of Results	3-60

4 Qualification of Optoelectronic Devices

4.1	Characterization	4-2
4.1.1	Characterization Tests	4-2
4.1.2	Characterization Test Pass/Fail Criteria	4-9
4.2	Stress Tests	4-9
4.2.1	Mechanical Integrity and Environmental Stress Tests	4-9
4.2.2	Stress Test Pass/Fail Determination	4-15
4.3	Considerations for the Qualification of Pump Laser Modules	4-16
4.4	Considerations for the Qualification of Integrated Modules	4-17
4.4.1	Sample Size and Level of Assembly Considerations	4-17
4.4.2	Operational Shock and Vibration Tests	4-18

5 Optoelectronic Device Reliability Testing

5.1	Accelerated Aging Tests	5-1
5.2	Accelerated Aging End-of-Life Thresholds and Failures	5-4

6 Lot-To-Lot Controls for Optoelectronic Devices

6.1	Visual Inspection	6-1
6.2	Electrical and Optical Testing	6-1
6.3	Screening	6-1
6.3.1	Procedures	6-1

6.3.2 Screening Pass/Fail Criteria 6-2

7 Qualification and Lot-to-Lot Controls for Other Component Parts

7.1 Thermoelectric Coolers 7-1
7.1.1 TEC-Specific Test Information 7-2
7.1.1.1 Thermoelectric Cooler and Temperature Sensor Checks 7-2
7.1.1.2 Power Cycle Test 7-2
7.1.2 TEC Qualification 7-2
7.1.3 TEC Lot-to-Lot Controls 7-4
7.2 Temperature Sensors 7-4
7.3 Optical Isolators 7-4
7.4 Fiber Pigtails and Optical Connectors 7-4
7.5 General Electrical/Electronic Components 7-5
7.6 Hybrids 7-5

Appendix A: Sampling Plan Tables

Appendix B: References

Appendix C: Symbols, Units, Abbreviations, and Acronyms

Requirement-Object Index

List of Figures

Figure 1-1	Elements of a Comprehensive Reliability Assurance Program . . .	1-3
Figure 1-2	Examples of Optoelectronic Device Module Designs	1-10
Figure 1-3	Schematic of a Common Laser Module Design	1-11
Figure 3-1	Example for Two Failure Mechanisms with Different Activation Energies	3-6
Figure 3-2	Example of an MLM Laser Optical Spectrum	3-9
Figure 3-3	Example of L-I and dL/dI Curves With a Kink	3-19
Figure 3-4	Example Mask for High Bit-Rate Signal Eye Pattern Test	3-22
Figure 3-5	Rise and Fall Time Definitions	3-23
Figure 3-6	Measurement of Turn-On Delay	3-25
Figure 3-7	Laser Far Field Pattern Measurement	3-27
Figure 3-8	Example of Spatial Homogeneity Test Results	3-33
Figure 3-9	Example of Photodetector Linearity Test Results	3-34

List of Tables

Table 1-1	Definition of Quality Levels	1-14
Table 2-1	Provisional Use of Devices in Qualification	2-7
Table 3-1	Assumed Activation Energies	3-5
Table 3-2	Sample Format for Reporting Failure Rate Information	3-61
Table 4-1	Typical Performance Parameters for Optoelectronic Device Characterization	4-3
Table 4-2	Physical Characteristics of Devices	4-8
Table 4-3	Mechanical Integrity Tests	4-10
Table 4-4	Non-Powered Environmental Stress Tests	4-12
Table 4-5	Powered Environmental Stress Tests	4-13
Table 4-6	Operational Shock and Vibration Conditions for Integrated Modules	4-18
Table 5-1	Accelerated Aging Tests	5-2
Table 7-1	Physical Characteristics and Stress Tests for TECs	7-3
Table A-1	LTPD Sampling Plan1	A-1
Table A-2	Sample Size Code Letters 1 (General Inspection Levels)	A-2
Table A-3	Single Sampling Plan for Normal Inspection (Master Table)	A-2
Table A-4	Double Sampling Plan for Normal Inspection (Master Table)	A-3