
TSC/RTU Generic Requirements for Metallic Loop Testing

CONTENTS

[Telcordia GR-844-Documentation Information](#)

1. Introduction	1-1
1.1 Contents of FR-476	1-1
1.2 Organization of This Document	1-1
1.3 Changes to Document	1-2
1.4 Requirements Terminology	1-3
1.5 Requirement Labeling Conventions	1-4
1.5.1 Numbering of Requirement and Related Objects	1-4
1.5.2 Requirement, Conditional Requirement, and Objective Object Identification	1-4
2. Overview of the Generic Test Architecture	2-1
2.1 Generic Test Architecture Configurations	2-2
2.2 Generic Loop Testing Architectures	2-3
3. Generic Functional Requirements	3-1
3.1 TSC/RTU Test Access Functional Requirements	3-1
3.2 No-Test and MDF Trunk Calibration	3-1
3.3 Access and Testing Message Requirements	3-2
3.4 Test Access	3-5
3.5 Test Initiation Procedure	3-6
3.5.1 Using NTTs	3-6
3.5.2 Using MDF Trunks	3-7
3.5.3 Using MTAUs	3-7
3.6 Callback Path Requirements	3-7
4. Generic Loop Testing Functions	4-1
4.1 Maintenance Termination Units	4-1
4.2 TSC/RTU Test Functions and Capabilities	4-1
5. Test Commands and Test Measurements	5-1
5.1 Basic Test Commands	5-1
5.1.1 TST-CO	5-1
5.1.2 TST-COIN	5-2
5.1.3 TST-FULL	5-2
5.1.4 TST-LOOP	5-2
5.1.5 TST-Q	5-2
5.1.6 TST-RINGER	5-3
5.1.7 TST-SOAK	5-3
5.2 Auxiliary Test Commands	5-3
5.2.1 TST-TT	5-4

5.2.2	TST-LOCATE	5-4
5.2.3	TST-LOC1	5-4
5.2.4	TST-LOC2	5-5
5.2.5	TST-LOCSH	5-5
5.2.6	TST-LOCGP	5-5
5.2.7	TST-PSR	5-5
5.2.8	TST-DIAL	5-5
5.2.9	TST-RES	5-6
5.2.10	MEAS-NSE	5-6
5.3	Basic Test Measurement Requirements	5-6
5.3.1	DC Busy Test	5-6
5.3.2	Draw and Break Dial Tone Test	5-7
5.3.3	Hazardous Potential Test	5-8
5.3.4	High Resistance Open	5-8
5.3.5	Intercept Test (Unassigned Lines)	5-9
5.3.6	Line Circuit Test	5-10
5.3.7	Longitudinal Balance Test	5-10
5.3.8	Maintenance Termination Unit Test	5-11
5.3.9	Permanent Signal Test and Release	5-11
5.3.10	Receiver-Off-Hook (ROH) Test	5-12
5.3.11	Ringer Test	5-13
5.3.12	Soak Test	5-14
5.3.13	Speech Test	5-14
5.3.14	Thermistor Test	5-15
5.3.15	Three-Terminal AC Capacitance, Resistance, and Voltage Tests	5-15
5.3.16	Three-Terminal DC Resistances and Voltages Tests	5-16
5.3.17	Tone Ringer	5-17
5.4	Auxiliary Test Measurement Requirements	5-17
5.4.1	LOC1 Test	5-18
5.4.2	LOC2 Test	5-18
5.4.3	Short Test	5-19
5.4.4	LOCGP Test	5-20
5.4.5	Resistance Test	5-21
5.4.6	Dial Test	5-21
5.4.7	Dual Tone Multi-Frequency (DTMF) Test	5-22
5.4.8	Coin Totalizer Off-Home Condition Test	5-24
5.4.9	Operate Coin Relay and Collect or Return Coin(s) Test	5-26
5.4.10	Coin Totalizer Homing and Coin Relay Test	5-27
5.4.11	Noise Test	5-28
6.	Calculation Requirements	6-1
6.1	Capacitive Balance	6-1
6.2	Loop Le	6-1
6.3	Open Distance from CO/RT	6-2

6.4	Open	Distance from Station	6-2
6.5	Open	Distance Ratio...	6-3
6.6	Two-Terminal	DC Resistances and Voltages	6-3
7.	Analysis Requirements and Test Algorithms		7-1
7.1	DC	Busy, Speech, No Speech	7-1
7.2	Line in Use		7-1
7.3	Permanent	Signal Fault	7-1
7.4	Permanent	Signal ROH	7-2
7.5	DC	Resistances and Voltages	7-2
	7.5.1	Identification of PBXs and Equipment with DC Signatures	7-3
	7.5.2	Analysis of Shorts, Grounds, and Crosses	7-4
7.6	AC	Resistances and Voltages	7-4
	7.6.1	Identification of Terminations	7-4
	7.6.2	Analysis of Open Circuits	7-5
8.	System	Thresholds	8-1
8.1	Marginal/Poor	Longitudinal Balance	8-1
8.2	Marginal/Fault	AC Voltage	8-1
8.3	Marginal/Fault	Three-Terminal DC Resistance	8-2
8.4	Marginal/Fault	Two-Terminal DC Cross Voltage	8-2
8.5	Three-Terminal	DC Resistance Severity	8-3
8.6	Two-Terminal	DC Voltage Severity	8-3
8.7	In/Out	Resistive Fault Determination Values	8-3
8.8	In/Out	Length Determination Value	8-4
9.	Verification Codes		9-1
9.1	Requirements	forgetting VER Codes	9-1
9.2	Description of the VER Code Setting Algorithm		9-1
	9.2.1	Major Faults Identification Check	9-1
	9.2.2	Types of Cases	9-2
	9.2.3	VER Code Identification	9-2
	9.2.4	Tracking VER Codes	9-2
	9.2.5	Symbols	9-3
	9.2.6	Terms	9-3
9.3	VER	Code Setting Algorithm	9-5
9.4	VER	Code Definitions and Requirements	9-10
10.	Summary Codes		10-1
	10.1	Summary Code Descriptions and Requirements	10-1
Appendix A: Summary Codes and Test Commands			Appendix A-1
Appendix B: Impact of Equipment on Testing			Appendix B-1
References			References- 1
Glossary			Glossary-1

LIST OF FIGURES

Figure 2-1. A Generic Test Architecture	2-2
Figure 2-2. Loop Test Architecture - Metallic 1 Model	2-4
Figure 2-3. Loop Test Architecture - Metallic 2 Model	2-5
Figure 2-4. Loop Test Architecture - UDLC Model	2-6
Figure 2-5. Loop Test Architecture - IDLC Model	2-7
Figure 3-1. Access and Test Sequence Using a Generic Test Access Interface	3-5
Figure 6-1. Two-Terminal Voltage Measurement R/G (100 k Ω Internal Resistance)	6-5

LIST OF TABLES

Table 3-1. OS-TSC/RTU Access and Test Messages	3-3
Table 3-2. TSC/RTU - NE Access and Test Messages	3-4
Table A-1. Summary Code Table (Sheet 1 of 7)	A-2
Table B-1. CO Equipment Effects on System Testing (Sheet 1 of 3)	B-2
Table B-2. Outside Plant Equipment Effects on System Testing (Sheet 1 of 4)	B-5
Table B-3. Termination Equipment Effects on System Testing (Sheet 1 of 4)	B-9
Table B-4. Features and Other Line Record Items Effect on System Testing (Sheet 1 of 1)	B-13
Table B-5. DC Signatures (Sheet 1 of 2)	B-15
Table B-6. AC Signatures	B-17
Table B-7. Thermistor Signatures	B-18